Datasheet4U Logo Datasheet4U.com

74LVC1G386 - 3-input EXCLUSIVE-OR gate

Description

The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

The input can be driven from either 3.3 or 5 V devices.

This feature allows the use of these devices in a mixed 3.3 and 5 V environment.

Features

  • s Wide supply voltage range from 1.65 to 5.5 V s High noise immunity s Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8B/JESD36 (2.7 V to 3.6 V) s ±24 mA output drive (VCC = 3.0 V) s Latch-up performance exceeds 250 mA s CMOS low power consumption s Direct interface with TTL levels s Inputs accept voltages up to 5 V s ESD protection: x HBM EIA/JESD22-A114E exceeds 2000 V x MM EIA/JESD22-A115-A exceeds 200 V. s SOT363 and SOT457 package s Specified from.

📥 Download Datasheet

Datasheet Details

Part number 74LVC1G386
Manufacturer NXP Semiconductors
File Size 100.16 KB
Description 3-input EXCLUSIVE-OR gate
Datasheet download datasheet 74LVC1G386 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC1G386 3-input EXCLUSIVE-OR gate Rev. 02 — 3 September 2007 www.DataSheet4U.com Product data sheet 1. General description The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these devices in a mixed 3.3 and 5 V environment. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall time. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. 2. Features s Wide supply voltage range from 1.65 to 5.5 V s High noise immunity s Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.
Published: |